• 12:05 – 12:30

Mix and Matching Chiplets with the Economics of PCB Design

Industry has been looking for ways to implement high-performance system in package (SiP) solutions by mixing and matching existing off-the-shelf chiplets. However, due to lack of a universal standard for chiplet interfaces, and connections, this has not yet been practical and achievable. In addition, people have often depended on complex and expensive advanced packaging structures (e.g., large silicon interposers) to build their large SiPs. A new chiplet PHY technology that provides high performance (high bandwidth/power efficiency and low latency) over standard organic package substrates is presented. In addition, an innovative interfacing product that converts any chiplet interface to the new PHY enables practical mix and match of chiplets with different die-to-die interfaces and in different processes. The combined solution not only enables mixing and matching of chiplets, but also provides such option over standard packaging, reducing the total cost of the solution.

Watch on ISES TV > PPTs in ISES Docs >
Ramin Farjadrad photo

Ramin Farjadrad

Co-Founder & CEO


Ramin Farjadrad, president and co-founder of Eliyan Corporation. Ramin, a previous speaker at ISES, is the founding CEO of Eliyan, a start-up focused on addressing interconnect challenges in multi-die architectures. He is the inventor of over 140 granted and pending patents in communications and networking and has a successful track record of creating differentiating connectivity technologies adopted by the industry as international standards (including two Ethernet standards at IEEE, and the BoW chiplet connectivity adopted by OCP.) Prior to Eliyan, Ramin co-founded Velio Communications, which led to a Rambus/LSI Logic acquisition, and Aquantia, which IPO’d and was acquired by Marvell Technologies. Ramin has a Ph.D. EE from Stanford.

View Full Profile

Eliyan Corporation, credited for the invention of the semiconductor industry’s highest-performance and most efficient interconnect on multi-die architectures, is leading the chiplet revolution by enabling the creation of ultimate chiplet systems. Its technology addresses the fundamental challenges with semiconductor scaling to meet the needs of high-performance computing applications, from desktop to datacenter. It has developed a breakthrough method to enable the industry’s highest performing interconnect for homogenous and heterogenous multi-die architectures, enabling increased sustainability through reduction in costs, manufacturing waste and power consumption. The company’s Bunch of Wires (BoW) PHY, invented by founder Ramin Farjadrad and proven to increase performance by 2x and reduce power in half, provides a more efficient approach to developing chiplet-based architectures. The company has received initial funding from strategic investors, including Intel Capital and Micron Ventures, and venture capital firms Tracker Capital Management and Celesta Capital. It is based in Santa Clara, California.

View Full Profile