27-28 August 2025
Suwon
With the growing demand of high performance IC, heterogeneous system integration of multiple smaller chiplets by advanced packaging technology becomes one of the major driving forces of the semiconductor industry innovation. New technologies in high bandwidth 2.5D and 3D interconnection enable complex designs implementation. Chip-Package co-design is prerequisite to meet the target performance and STCO (system-technology co-optimization) methodology is critical to advance chiplet architecture for optimal system performance.
Dr. Yang Cheng
Senior Director Design Service BU
JCET
For access please either login to your membership account or visit our Membership page to sign up for ISES membership.