08:00 – 08:50
Registration
Salah Nasri
CEO & Co-Founder
I.S.E.S.
Salah Nasri is the CEO & Co-Founder of the International Semiconductor Executive Summits (ISES), a division of the International Semiconductor Industry Group Ltd. an influential organization within the semiconductor industry. With extensive experience in the sector, Nasri has played a pivotal role in fostering global collaboration among semiconductor leaders. Under his leadership, ISES has become a premier platform for industry executives to connect, share insights, and drive innovation across various regions including the United States, Europe, Asia, and the Middle East.
Salah Nasri has been instrumental in expanding the reach and impact of ISES, organizing significant events that bring together decision-makers from across the semiconductor ecosystem. These events provide opportunities for networking, collaboration, and the exchange of ideas crucial for advancing the industry in areas such as semiconductor manufacturing, MEMS, AI, automotive electronics, and more.
His leadership has not only enhanced the visibility of ISES globally but also strengthened partnerships with key industry players, ensuring that ISES remains at the forefront of semiconductor innovation and development. Salah Nasri has previously worked at Goldman Sachs’s, Credit Suisse and International Business Development Group. Salah Nasri graduated from Oxford University and Loughborough University in International Relations and Economics. In 2024, Salah Nasri became a Stanford University Alumni after completing the Stanford Executive Program.
Company Profile
Established in 2010, the International Semiconductor Industry Group (I.S.I.G.) is a prestigious and trusted association within the semiconductor industry, renowned for orchestrating major regional summits across the globe, ranging from the U.S, the Middle East & Asia via our division, the International Semiconductor Executive Summits (I.S.E.S.). Our summits, are fully endorsed by local governments and leading companies in all areas of the semiconductor supply chain.
Moreover, I.S.E.S. serves as the Premier platform for senior executives in technology, manufacturing, and R&D from diverse semiconductor companies, technology providers, and affiliated industries. Our events are instrumental helping to shed light onto key industry trends, drive innovation and influence key decisions to help shape, and advance the growth of the semiconductor sector. Join us today!
09:20 – 09:40
Chiplets and Advanced Heterogeneous Integration
With the ever-increasing demand for computing performance for mobile, IoT, AI, Big Data and automotive applications, the need for new solutions is growing due to the slowdown of Moore’s Law and computing power solutions. Heterogeneous integration is one of the key platforms to enable higher bandwidth and density for HPC and AI systems. This presentation will discuss how chiplets and advanced heterogeneous integration are enabling next generation computing.
Dr. Terry Wu
Director
Samsung Electronics
Dr. Wu is currently working as Director of Business Development Team, AVP, Samsung Electronics. Prior to joining Samsung, he was CTO of Chengdu ESWIN System IC. He had also held several key positions in SJSemi and TSMC. Wu received DPhil in Inorganic Chemistry from Oxford University, and MS & BS degree in Chemical Engineering from National Taiwan University & National Chung Hsing University, respectively. Dr Wu was granted several awards in recognition of his contribution in Advanced Packaging, including 2018 Jiangshu Innovative & Entrepreneurial Talent Award, 2019 Wuxi Taihu Talent Award, 2021 Chengdu Golden Panda Talent Program, and 2022 CSTIC Best Young Engineer Award from SEMICON China. He has 14 journal and conference papers, with over 680 citations and H-index of 11. He also holds 40 US patents and 144 China patents on microelectronic packaging.
Company Profile
Samsung Electronics Co., Ltd. engages in the manufacturing and selling of electronics and computer peripherals. The company operates through following business divisions: Consumer Electronics, Information Technology & Mobile Communications and Device Solutions. The Consumer Electronics business division provides cable television, monitor, printer, air-conditioners, refrigerators, washing machines and medical devices. The Information Technology & Mobile Communications business division offers handheld products, communication systems, computers and digital cameras. The Device Solutions business division comprises of memory, system large scale integrated circuit and foundry. The company was founded on January 13, 1969 and is headquartered in Suwon, South Korea.
09:45 – 10:05
Chiplets and System Integration – Key Concepts and Implementation
In this presentation, Jianmin Li, Director of R&D at Amkor Technology – China, discusses the key concepts and implementations of chiplets and system integration. Li highlights the strong trends in chiplets and heterogeneous integration products, which offer new ways to achieve innovative product architectures while maintaining optimal Performance/Power/Area/Cost (PPAC) ratios for the future of the industry. Li emphasizes the need for advanced IC packaging capabilities to support these approaches, and notes that OSATs and Foundries are actively responding to enable this integration.
The presentation emphasizes the importance of starting with a 2D module and augmenting it with 3D as necessary for enhanced performance and differentiation. Additionally, Li mentions Amkor’s involvement as a contributor member of the UCIe™ ecosystem, which aims to define next-generation computing standards. Overall, this presentation provides valuable insights into the evolving landscape of chiplets and system integration, positioning the speaker as a seasoned professional in the field.
Jianmin Li
Packaging R&D Director, Amkor Technology China, Inc.
Amkor Technology, Inc.
Jianmin joined Amkor in 2013, and is currently packaging R&D director in Amkor Assembly & Test (Shanghai) Co. Ltd, responsible for developing various package type including memory SCSP, flip chip package, SiP and optical sensor packages. He has more than 20 years of experience in assembly process engineering area. Prior to joining Amkor, Jianmin was an assembly process engineer in Intel and IBM. He holds a Master degree in Material Engineering from Fudan University.
Company Profile
Amkor Technology, Inc. is the world’s largest US headquartered OSAT (outsourced semiconductor assembly and test). Since its founding in 1968, Amkor has pioneered the outsourcing of IC packaging and test services and is a strategic manufacturing partner for the world’s leading semiconductor companies, foundries, and electronics OEMs. Amkor provides turnkey services for the communication, automotive and industrial, computing, and consumer industries, including but not limited to smartphones, electric vehicles, data centers, artificial intelligence and wearables. Amkor’s operational base includes production facilities, product development centers and sales and support offices located in key electronics manufacturing regions in Asia, Europe and the United States. Learn more at https://amkor.com
10:05 – 10:45
Networking Break, Business Meeting
10:50 – 11:10
Heterogeneous Integration Enabled by Advanced Chiplet Packaging
With the growing demand of high performance IC, heterogeneous system integration of multiple smaller chiplets by advanced packaging technology becomes one of the major driving forces of the semiconductor industry innovation. New technologies in high bandwidth 2.5D and 3D interconnection enable complex designs implementation. Chip-Package co-design is prerequisite to meet the target performance and STCO (system-technology co-optimization) methodology is critical to advance chiplet architecture for optimal system performance.
Dr. Yang Cheng
Senior Director Design Service BU
JCET
Dr. Yang has 20 years’ of experience in electronics system and IC packaging development. At present he is senior director of advanced packaging and SiP design at JCET. Before joining JCET, he was at Flex on SiP products and technology development in IoT, automotive, medical, and industrial applications, covering design, manufacturing, and testing areas. He has worked at Intel on memory packaging design and technology development for 13 years. Dr. Yang hold a Ph.D. degree from National University of Singapore, EMBA from Washington University in St. Louis, and Master and Bachelor from Shanghai Jiaotong University.
Company Profile
JCET Group is the world’s leading integrated-circuit manufacturing and technology services provider, offering a full range of turnkey services that include semiconductor package integration design and characterization, R&D, wafer probe, wafer bumping, package assembly, final test and drop shipment to vendors around the world.
Our comprehensive portfolio covers a wide spectrum of semiconductor applications such as mobile, communication, compute, consumer, automotive, and industrial, through advanced wafer-level packaging, 2.5D/3D, System-in-Package, and reliable flip chip and wire bonding technologies. JCET Group has two R&D centers in China and Korea, six manufacturing locations in China, Korea, and Singapore, and sales centers around the world, providing close technology collaboration and efficient supply-chain manufacturing to our global customers.
11:15 – 11:35
Interconnection Define Computing: Key Technology for Next Generation Computing Paradigm Evolution
MoChen Tian
Founder and CEO
Kiwimoore
In 2021, he founded Kiwimoore and assumed the role of CEO. Kiwimoore is among the world’s pioneering companies, focusing on universal interconnect chiplets and system-level solutions. These are built on next-gen computing architecture and offer leading high-performance general-purpose chiplets and solutions. Their aim to enable high-computing power chips to achieve a significant leap in performance.
Former Global Vice President of NXP Semiconductors, he was accountable for marketing and team management in Greater China, encompassing Smart ID, MCU, Mobile, IoT, and other product lines.
He successfully spearheaded the product line definition in China, overseeing the entire process from market demand assessment to specification definition and product realization. This effort resulted in cumulative product lifecycle sales of $5 billion.
Previously, he served as the Head of Marketing Asia Pacific in the Chipcard & Security Division at Infineon Technologies.
Company Profile
Founded in early 2021, Kiwimmore is among the world’s pioneering companies, offering “universal interconnect chiplets and system-level solutions” based on the Chiplet architecture，our primary product lineup comprises two types of products: High-speed interconnect IO Die
and High-performance interconnect Base Die. Additionally, we provide a series of Die2Die IPs, Chiplet software design platforms, and other hardware and software products.
We target the AIGC-driven high-performance computing markets, such as data centers, autonomous driving, personal computing platforms, and more. Our company is dedicated to delivering chiplet system-level solutions with the interconnect chiplets. These solutions are designed to assist our customers in expediting the development of intricate, high-computing-power chips in a more efficient manner.
11:40 – 12:00
The Opportunity & Challenge of OSAT for the Coming Chiplet Integration Package
The development of semiconductor IC follows Moore’s law. Today, it has encountered great challenges, whether it’s the physical size limit or the advanced manufacturing process with huge investment costs ,and so on have formed huge pressure on the industry. Packaging is considered to be the focus of continuing semiconductor chip integration in the next decade development direction, especially in the 2.5D, 3D packaging technology brought by the chiplet concept; We see that wafer factories have made faster progress in 2.5D and 3D packaging, What are their opportunities for OSAT? What challenges will it face?
Yupeng Xu
CTO
Forehope Electronic (Ningbo) Co., Ltd.
Xu YuPeng, CTO of FOREHOPE electronic(NINGBO) Co.LTD since June of 2018. 21 years experience in semiconductor assembly house. Before FHEC, Mr Xu has 7 years experience work as VP of ICBU in JCET (2011~2018). and 7 years RND engineer/Manager in Statschippac shanghai(2004~2011). 2 years process engineer in ASE shanghai(2002~2003). Mr Xu experienced with all kinds of IC package assembly process & technology ,especially in SiP integration, Automotive IC , wafer level package development etc.
Company Profile
Forehope（FHEC） was founded in Nov 2017, devoted to a worldwide and industry-leading high-end IC ，package assembly and testing . The end customer application covered consumer electronics，AI, industry, Automotive, Network,Data center etc. We can deliver package type include WBQFN, WBLGA, WBBGA, FCCSP, Hybrid-BGA, SiP, MEMS.,QFP, FCBGA etc. And also we can provide wafer level package include Bumping, WLCSP. Forehope continue to research & develop advanced wafer level package like as Fan-out, 2.5D/3D , which for chiplet solutions.
12:05 – 13:15
Networking Lunch
13:20 – 13:40
Chiplet Process Integration Based on Glass Substrate and TGV Process
The hole size can be less than 15 microns, and the metal filling capacity aspect ratio can reach 10:1. It adopts high-density intermediate layer wiring, with a minimum line width and line spacing of less than 1.5um, meeting the needs of high-density interconnections such as high-performance memory and CPU. The entire packaging body uses glass as the core layer of the intermediate layer, and uses the “RDL-First” process to flip the chip onto multiple layers of RDL wiring layers to achieve electrical interconnection. Compared with TSV, it reduces parasitic capacitance and inductance effects, reduces transmission signal delay, and can be widely used in high-frequency transmission fields.
Dr. Wenbiao Ruan
R&D Director
Xiamen Sky Semiconductor Technology Co., Ltd.
Ph.D, majoring in Electronics and Solid State Electronics at the Chinese Academy of Sciences, currently serving as the Director of R&D at Xiamen Yuntian Semiconductor Technology Co., Ltd., responsible for the research and development of processes such as through glass via (TGV), fanout packaging (WL-FO), wafer level packaging technology, and glass based high-frequency devices. He has successively served in SMIC., Institute of Microelectronics and Detection Technology. In 2010, he was appointed as an associate researcher at the Institute of Microelectronics, conducting research on the modeling of integrated circuit manufacturing processes and manufacturability design methodology for 65 nm and below node, and participating in and completing multiple national major special research projects. Published over 10 articles and applied for 18 patents.
Company Profile
Founded in July 2018, Xiamen Sky-semi commits to the development and industrialization of advanced packaging and system integration technology for high-speed and high-frequency communication applications. Through independent R&D and collaborative innovation, we provide customers with integrated solutions and services from collaborative product design, process research and development to mass production.
The main business of Xiamen Sky-semi includes Wafer Level 3D Package (WLP), Fan Out Package (FO), System in Package (SIP) and Module, IPD device manufacturing, High Density Glass Through Via (TGV) technology, manufacturing of high precision antenna ,etc. We have provided design, packaging and integration services for nearly 100 customers at home and abroad。Sky-semi has a core team with outstanding innovation ability that has broken through a series of core and key technologies and has full range of wafer level system packaging as well as precision manufacturing capabilities from 4 inch, 6 inch, 8 inch to 12 inch.
Sky-semi Semiconductor based on technological innovation embarking on seize the historical opportunity to achieve leapfrog development in the new era of global semiconductor industry competition pattern by adhere to customer-centered ，Innovative and progressing philosophy，5G application as a breakthrough.
13:45 – 14:05
Memory and Processors for Chiplet Designs
Recent application of AI drives strong demand for HPC chip, and in the latest technology, 2.5D& 3D package solution provides the best electrical performance for these type chips; In this presentation, speech will focus on the CHIPLET design challenge which focus on the HBM& Logic chip multi connection.
Simon Zhang
VP
Jiangsu Silicon Integrity Semiconductor Technology Co., Ltd.
VP of JSSI with 20+ years R&D and PM experience in advanced package area, full global OSAT operation experience. He holds more than 25+ patents in 2.5D PKG area and worked in global enterprise like SPIL, TI.
Company Profile
JSSI, registered in Sep’2020 in Nanjing，Jiangsu Province, P.R.C, and factory located in the same industry park with TSMC-12inch Nanjing Plant. JSSI business focus on Semiconductor Assembly & Test service including Bumping/WLCSP/eWLB/WB-FCQFN/LGA/BGA/2.5D package solution. JSSI core management and R & D team worked in advanced package area more than 20 years, and company committed to provide first-class technology services for customers; JSSI factory has 1700+ employees and obtained ISO9001, QC080000, ISO14001, ISO27001，TS16949 and other system certifications. JSSI R&D team worked with several key GPU/CPU design house to focus on the 2.5D PKG design and test vehicle sample manufacturing now.
Equipment and Material Supplier
14:10 – 14:30
Advanced Packaging Materials and Evaluation Platform at Resonac
An increased density of IC chips and other components to increase processing speed highly will be required for post-5G/6G systems. Therefore, there is a need for technologies that allow for high-density packaging of differing chips within a single semiconductor package.
Resonac has started Packaging Solution Center to propose one-stop solution for customers in 2019 and established the co-creative packaging evaluation platform “JOINT2” with leading companies to accelerate the development of advanced materials, equipment and substrates for 2.xD and 3D package.
We are developing fine vertical/lateral interconnect technology and the study of fabrication and reliability for the extremely large advanced package.
Hidenori Abe
CTO, Semiconductor Materials, Resonac Holdings Corporation
Resonac Corporation
Hidenori Abe CTO for semiconductor materials, Resonac Holdings Corporation Executive director, Electronics Business Headquarters, Resonac Corporation. He is leading electronics materials R&D and strategy for semiconductor, substrate and display. Until 2023, he was the head of Electronics R&D Center and Packaging Solution Center, which is open innovation hub in advanced packaging development. I launched JOINT2, new advanced packaging consortium targeting 2.xD and 3D package in 2021.Prior to the above mission, he have been a General Manager of CMP Slurry Business Sector for three years. Before that he was a Manager of Marketing Promotion Group in Innovation Promotion Center at Hitachi Chemical (HC) for 2 years. When the career, he was promoted new R&D projects, especially targeting new business field using new technologies, and also to promote developing R&D products. As a side note, HC is one of the merged companies of Resonac. Hidenori Abe was Manager of Business Development Group in Packaging Solution Center at HC for 1 year with responsibility to promote open laboratory to partners such as customers and equipment makers, responsibility of marketing wearable related materials. Before that, he was epoxy molding compounds (EMC) engineer. During his 16 years carrier as engineer, he spent time doing responsibility of development of non-conductive carbon, green EMC, Cu wire compatible EMC, wafer level compression compounds, power module EMC and so on. His Cu wire compatible EMC development work contributed to the promotion to Cu wire conversion through several published papers. He received a master degree in chemical engineering field from Tokyo Institute of Technology, Japan and a master degree at the EMBA course from Oxford, UK.
Company Profile
Resonac defines its purpose as “Change society through the power of chemistry.” Resonac aims to be a world-class functional chemical manufacturer, creating functions necessary for the times, supporting technological innovation, and contributing to the sustainable development of our customers. Resonac is Global Leading semiconductor materials supplier. In order to achieve technological innovation for solving various social issues, it is essential for us to make wide-ranging co-creative efforts with partners, and Resonac is open to collaboration including 1on1 co-development with any partner.
We have opened a Packaging Solution Center and are actively engaged in next-generation semiconductor co-creation activities through JOINT2 with many partner companies. Furthermore, starting this year, we will also seek co-creation opportunities in the United States by launching US-JOINT.
14:35 – 14:40
Deep Reactive Ion Etch – Enabling Advanced Specialty Technologies and Packaging Applications
A wide range of applications in consumer electronics, automotive electronics, IoT applications and 5G cellular communications are increasingly dependent on devices such as sensors, including MEMS, and CMOS image sensors, RF Devices, advanced power semiconductors and Bipolar-CMOS-DMOS ICs. This trend means these specialty technologies currently account for approximately 30% of all global IC demand1.
Deep reactive ion etching (DRIE), initially developed for the fabrication of MEMS devices2, has since become one of the key enabling technologies used in the fabrication of such devices as well as in advanced packaging schemes that require through silicon via (TSV) integration. At the same time, demands on the capability of the DRIE process have increased as device architectures have advanced and production has shifted to high volume manufacturing on 300mm substrates.
Lam Research’s Rapidly Alternating Process (RAP) and Syndion® DRIE tools have been well established in such high-volume manufacturing for more than two decades. Today we are focused on continued enhancement of our systems and process control methodologies in order to meet future requirements.
In this work we show how development of our deep silicon etch hardware and process capabilities is resulting in significant improvements in on-wafer results and supporting next generation device fabrication. Such challenges include the continuous improvement of process productivity, improved profile control, achieving smoother etched sidewalls, and improving uniformity of both etch depth and feature CD.
To illustrate this, we will discuss critical applications such as advanced deep trench isolation (DTI) in CMOS image sensors, etching of power device trenches and TSV fabrication.
1. IC Insights, McClean Report, Feb 2022
2. Franz Laermer and Andrea Schilp, Robert Bosch GmbH, Method of anisotropically etching silicon, United States Patent 5501893
Dr. David Haynes
VP Strategic Marketing
Lam Research Corporation
David gained a B.Eng and PhD in Materials Engineering from Swansea University. His PhD thesis was in the field of organic semiconductors for electronic and optoelectronic applications.
In his professional career, David has accrued more than 25 years of experience in the Semiconductor Capital Equipment and research instrumentation sectors. Focused on new technology development, he has a strong process background in plasma etch and deposition for optoelectronics, photonics, MEMS, Power and RF Electronics, as well as advanced chip packaging technologies.
Building on this technical knowledge, David has a proven track record in developing strategic business partnerships, specializing in new technology developments and introduction of enabling process capabilities to leading semiconductor fabs worldwide.
David Joined Lam Research in June 2016. He is currently Vice President of Strategic Marketing in Lam’s Customer Support Business Group and is responsible for Lam’s strategy in Specialty Technologies.
Company Profile
Lam Research Corporation is a trusted global supplier of innovative wafer fabrication equipment and services to the semiconductor industry. Our strong values-based culture fuels our progress, and it’s through collaboration, precision, and delivery that we are driving semiconductor breakthroughs that define the next generation. Lam Research (Nasdaq: LRCX) is a FORTUNE 500® company headquartered in Fremont, California, with operations around the globe. Learn more at www.lamresearch.com
Company Products & Services
We combine superior systems engineering, technology leadership, and a commitment to customer success to advance the global semiconductor industry. Our broad portfolio of market-leading deposition, etch, strip, and wafer cleaning solutions helps customers achieve success on the wafer by enabling device features that are 1,000 times smaller than a grain of sand—it’s why nearly every chip today is built with Lam technology.
14:45 – 14:50
Tailored Solutions for the Semiconductor Industry Powered by TRUMPF
With short introduction of TRUMPF and short video show how we active in Semiconductor industry, Mr. Czaja will Define our tailored solutions for customers in the semiconductor industry around the world.
Dariusz Czaja
Managing Director of TRUMPF Huettinger Asia
TRUMPF Huettinger
Dariusz Czaja先生于2007年加入通快霍廷格电子，目前担任通快霍廷格电子亚洲董事总经理，主要负责中国，日本，韩国以及东南亚市场的业务营运以及拓展。在光伏、半导体、显示面板、玻璃镀膜等多个领域，Dariusz Czaja先生拥有十余年的业务营运和管理经验，其中包括光伏应用项目的重点推广。在通快霍廷格电子任职期间，Dariusz Czaja先生曾先后在波兰和德国工作，并于2017年开始担任通快霍廷格电子中国总经理一职。2023年，因应业务成长需要，荣任亚洲董事总经理
Dariusz Czaja先生拥有波兰卡齐米耶日-普瓦斯基拉多姆技术与人文大学的电子工程学位，他也是世界太阳能大会（World Solar Congress）咨询委员会的成员，同时也是中国国际半导体高层峰会（I.S.E.S.）的执行委员会成员。
Dariusz Czaja joined TRUMPF HUETTINGER Electronics in 2007 and is currently the Managing Director of TRUMPF HUETTINGER Electronics Asia, where he is responsible for business operations and expansion in China, Japan, Korea and Southeast Asia. Mr. Dariusz Czaja has more than 10 years of business operation and management experience in photovoltaics, semiconductors, display panels, glass coatings and other fields, including the key promotion of photovoltaic application projects. During his tenure at TRUMPF Huettinger Electronics, Mr. Czaja worked in Poland and Germany, and in 2017 he became General Manager of TRUMPF Huettinger Electronics China. In 2023, he was appointed Managing Director of Asia in response to business growth needs.
Mr. Czaja holds a degree in Electronic Engineering from the University of Technology and Humanities in Kazimierz-Pułaskiradom, Poland, and is a member of the Advisory Board of the World Solar Congress and a member of the China International Semiconductor Executive Summit (I. S.E.S.).
Company Profile
通快霍廷格电子有限公司成立于1922年，总部设于德国弗莱堡，是世界领先的等离子体电源制造商，产品主要用于：半导体，显示器和太阳能领域，以及光学镀膜，装饰镀膜，工业镀膜，大面积玻璃镀膜等行业的等离子体应用，于1990年正式加入通快集团。通快霍廷格电子致力于开发、制造用于各种沉积和干法刻蚀工艺的等离子电源，在电源领域拥有一百多年的经验积累，在欧洲、美洲和亚洲分别设有销售和服务子公司和分支机构。
2006年，通快霍廷格电子中国成立，至今已经深耕中国市场19年。如今，通快霍廷格在中国设有亚太区应用中心、维修中心、电源及匹配器生产中心，为客户提供所有生产过程中的优质服务。2023年，通快霍廷格中国新工厂在太仓建成开业，这是通快霍廷格继德国、波兰之后布局的全球第三家生产制造基地。
TRUMPF Huettinger is a high-tech company and a leading global manufacturer of DC, medium-frequency, high-frequency and semiconductor-based solid-state microwave generators.
The business units include plasma technology, industrial heating, battery inverter systems as well as microwave generators and amplifiers. These process power supplies are being used in many key processes in research, development and production. As a part of TRUMPF – technology leader of industrial lasers and machine tools – TRUMPF Electronics is headquartered in Freiburg/Germany and has sales and service branches in Europe, US and Asia providing a global IoT based service support.
Company Products & Services
Product introduction:
1. TruPlasma DC 4000 (G2) Series
TruPlasma DC 4000 (G2) 系列专为金属，金属氧化物，绝缘材料的反应直流溅射而开发。电源以直流脉冲的形式输出，在高要求的膜层质量和大产能的PVD 和PECVD 工艺中证明了它的优势。
The TruPlasma DC Series 4000 (G2) combines the excellent arc handling of TRUMPF Hüttinger with the advantages of DC pulse technology. This means you gain improved coating results with fewer defects, along with a higher deposition rate. The results are brilliant surfaces and a high level of production power.
2. TruPlasma DC 3000 (G2) Series
TruPlasma DC 3000 (G2) 系列适合众多直流溅射工艺，得益于先进的电弧管理和集成水冷装置，该款直流电源同样可用作脉冲式直流电源的高性价比替代方案。此外，极其紧凑的结构使其方便集成至现有应用中。
The TruPlasma DC Series 3000 (G2) is suited to numerous DC sputtering processes. The DC generators also make an interesting cost-effective alternative to pulsed DC generators due to their progressive arc management and the integrated water cooling. The very compact design also enables simple integration into existing applications.
3. TruPlasma RF 1000/3000 (G2/13) Series
全新一代的射频电源TruPlasma RF 1000 / 3000 (G2/13.56M) 系列，对工艺过程中的所有参数进行实时监测，即使在要求严苛的等离子体工艺中，仍能确保可靠供电。其稳定的输出功率和高精度控制确保高效高生产效率的同时，实现最佳工艺效果。
The TruPlasma RF Series 1000 / 3000 (G2/13) are the latest generation of RF generators. Due to innovative functions such as the patented CombineLine coupling technology or real-time measurement of all process parameters, reliable power supply even in demanding plasma processes is guaranteed – the optimal conditions for reproducible results and high productivity.
4. TruPlasma LF Series
TruPlasma LF 1000 系列电源基于创新的平台概念, 频率范围有350k，400k，2M，功率范围1~10kw，适用于各类半导体，光伏，ALD，刻蚀等离子应用。
TruPlasma LF 1000 series are based on an innovative platform concept with frequency ranges of 350k, 400k, 2M and power ranges from 1 to 10kw for all types of semiconductors, photovoltaic, ALD, and etch plasma applications.
5. TruPlasma VHF 3000 series
TruPlasma VHF 3000 系列电源基于创新的平台概念, 频率覆盖27M；40M；60M。功率范围1~10kw。可满足极为苛刻的生产要求。VHF 电源的纯水冷模块化结构与极高的功率密度设计可以确保大功率输出下的稳定性。
TruPlasma VHF 3000 series power supply is based on an innovative platform concept covering frequencies of 27M, 40M, 60M, and power ranges of 1~10kw to meet the most demanding production requirements. the VHF power supply’s pure water-cooled modular construction and extremely high power density design ensure stability at high power outputs.
14:55 – 15:00
Pushing the Boundaries of Thermal Management to Address Challenges in Wafer Test and Advanced Packaging
In today’s rapidly evolving technology landscape, the semiconductor industry is constantly pushing the boundaries of innovation to meet the demands of increasingly complex systems. With the popularity of Artificial Intelligence and high demand for new power management, the importance of thermal management cannot be overstated.
As semiconductor devices shrink in size and complexity increases, they generate higher power densities, resulting in elevated operating temperatures. This poses critical wafer testing challenges for manufacturers in terms of temperature accuracy and uniformity, as even minor thermal deviations can significantly impact the performance and reliability of these advanced chips.
This presentation will introduce ERS’s latest developments in wafer probing and advanced packaging; two critical areas that are geared towards maximizing yield and guaranteeing performance.
Laurent Giai-Miniet
CEO
ERS electronic GmbH
Laurent is the CEO of ERS electronic GmbH, and oversees the Sales, Marketing, Applications and Business Development team. He has more than 25 years of experience in the semiconductor industry and has held leadership positions in renowned companies such as Texas Instruments and Infineon, as well as in high-tech start-ups. Laurent has an MBA from the Institut d’Administration des Entreprises of Aix-en-Provence (France).
Company Profile
ERS electronic GmbH, located near Munich, has been providing innovative thermal management solutions to the semiconductor industry for more than 50 years. The company has gained an outstanding reputation, notably with its fast and accurate air cooling-based thermal chuck systems for test temperatures ranging from -65 °C to +550 °C for analytical, parameter-related and manufacturing probing. In 2008, ERS extended its expertise to the Advanced Packaging market. Today, their fully automatic and manual debonding and warpage adjust systems can be found on the production floors of most semiconductor manufacturers and OSATs worldwide. The company has received widespread recognition in the industry for their ability to tackle complex warpage issues that arise in the Fan-out wafer-level packaging manufacturing process. ERS’s headquarter, sales department, engineering center and production facilities are in Germany, and they also have sales, demo centers and support offices in the US, China and Taiwan.
Phone: +49 898941320
Email: info@ers-gmbh.de
Website: www.ers-gmbh.com
Company Products & Services
ERS electronic GmbH has gained an outstanding reputation in the industry, notably with its fast and accurate air cool-based thermal chuck systems for test temperatures ranging from -65°C to +550°C for analytical, parameter-related and manufacturing tests. Today, ERS’s renowned thermal chuck system AC3 Fusion with add-on technologies like High Thermal Uniformity, Anti-magnetic and High Voltage/Current are integral components in most wafer probers across the semiconductor industry.
Leveraging its decades of thermal management experience, ERS launched the first ever Thermal Debonding and Warpage Adjustment tool for Fan-out Wafer- and Panel-level Packaging applications in 2008. Since then, the company has contributed to driving innovation in the Advanced Packaging space, by supporting different wafer formats and panels. The company’s most recent innovations include the Wave3000, a warpage inspection tool that enables the measurement and analysis of warped wafers composed of different materials in less than 1 minute. In 2024, ERS also introduced its series of semi-automatic and fully-automatic PhotoThermal debonding machines, offering a breakthrough solution for TBDB processes. This innovative method minimizes operational costs while ensuring high throughput and exceptional process flexibility, regardless of adhesive material type or supplier. By lowering operational costs by more than 30% compared to laser debonding and enhancing efficiency, this technology is well-suited for applications involving AI chips, power ICs, GPUs, and high-bandwidth memory (HBM).
15:05 – 15:45
Networking Break, Business Meeting
15:50 – 16:35
Focusing on the Collaboration and Leverage between UCIe and China Chiplet Standards
Moderator
Prof. Qinfen Hao
Professor
Institute of Computing Technology, Chinese Academy of Science
Dr. Qinfen Hao, graduated from the Institute of Computing Technology, Chinese Academy of Sciences (ICT) in 2001 with a Ph.D. in System Architecture. He is currently the director of the Interconnect Technology Laboratory of ICT, a professor at the University of Chinese Academy of Sciences, the secretary-general of the China Computer Interconnect Technology Alliance (CCITA) and the director of the Wuxi Institute of Integrated Circuit Interconnect Technology.
He has successively engaged in the design and research of high-performance computer, high-end SMP server, several important chips in computer such as cache coherence interconnect chip, CPU, etc. He has won the second prize of the Chinese National Science and Technology Progress Award twice, in charge of over three national scientific research projects, served as the chief scientist of the Ministry of Science and Technology’s key research and development program. He published more than 40 scientific papers and applied for more than 30 patents until now.
Panelist
Haopeng Liu
Technical Solution VP
AkroStar Technology Co., Ltd.
Haopeng Liu has nearly 20 years of experience in IP product development and management, who has accumulated rich technical experience from IP products to systems. Besides, he has mastered the latest technology and application trends in the IP industry and ecosystem. Mr. Liu, served as IP Technical Support Manager and Senior Solutions Manager in Synopsys China, joined Synopsys China as the first IP engineer in 2007. He is always committed to developing and supporting many local design and manufacturing enterprises. He also won many honors such as Synopsys Global Outstanding Employees. He once served in Hisilicon, mainly responsible for IP design and implementation.
Company Profile
AkroStar was founded in June 2020 and is a leading Chinese enterprise specializing in advanced interface IP. We are committed to the research and development of domestically produced advanced interface IP and breaking through “bottleneck” technologies. AkroStar offers comprehensive high-speed interface IP solutions, including PCIe, Serdes, DDR, D2D, USB, MIPI, HDMI, SATA, SD/eMMC, etc., covering a full-stack complete IP solution compliant with the latest protocol standards.
Company website：https://www.akrostar-tech.com/
Panelist
Dr. Fengze Hou
Associate Professor
Institute of Microelectronics of the Chinese Academy of Sciences
Fengze Hou is an IEEE senior member. He received his Ph.D. from the Delft University of Technology, Delft, The Netherlands, in 2020. In 2012, he joined the Institute of Microelectronics of the Chinese Academy of Sciences (IMECAS), in Beijing, China. From 2013 to 2021, he was a senior engineer at the National Center for Advanced Packaging (NCAP), Wuxi, China. Dr Hou is an associate professor at the IMECAS. He has authored or coauthored over 60 articles in journals and international conferences and holds more than 20 patents. He first proposed the PCB-embedded SiC MOSFET packaging technology in the world. His interests cover chiplet and heterogeneous integration, advanced packaging, chip power delivery, thermal management, and thermo-mechanical reliability.
Company Profile
The Institute of Microelectronics (IME) of the Chinese Academy of Sciences (CAS) was established in 1958 as the CAS No. 109 Semiconductor Factory under the former CAS Institute of Applied Physics. Its original goal was to meet the nation’s strategic need to develop a high-frequency transistor computer. After numerous changes and mergers, it assumed its current name in 2003.
The IME is the only comprehensive scientific research institution in China, capable of carrying out full-chain research and development from microelectronic principal devices, integration processes, high-end chips, advanced packaging, and manufacturing equipment to applications.
IME comprises a national key laboratory, two CAS key laboratories, 11 research departments, and three technology research centers, covering all the main research areas of microelectronics. IME has a Ph.D. program in electronics and information; two master’s degree programs in IC engineering, and electronic and communication engineering, respectively; and a postdoctoral program in microelectronics.
IME has established long-term cooperative relationships with many national research institutions, universities, and companies in such countries as the United States, the United Kingdom, Germany, Japan, and Singapore, etc. A large number of delegations visit the institute every year, giving lectures, conducting academic exchange, and undertaking cooperative research projects.
Company website: www.ime.ac.cn
Panelist
Kaisheng Ma
Chief Scientist
Polar Bear Tech
Kaisheng Ma is now an Assistant Professor in Institute for Interdisciplinary Information Sciences (IIIS), Tsinghua University. Founder of Polar Bear Tech. He received his Ph.D. in Computer Science and Engineering at the Pennsylvania State University. His research focuses on Robust and Efficient AI Algorithms, Post-Moore Architecture, and High-Performance Chips, especially the advanced chip architecture in the post Moore era and the corresponding design methodology and tool chain. Dr. Ma has published papers on top conferences including NeurIPS, ICCV, AAAI, CVPR, ISCA, ASPLOS, MICRO, HPCA, DAC etc. He has won many awards and honors, including: 2015 HPCA Best Paper Award, 2016 IEEE MICRO Top Picks, 2016 Penn State CSE Department Best Graduate Research Award, 2017 ASP-DAC Best Paper Award, 2018 EDAA Best Dissertation Award, and Springer Nature Research Highlights from China Collection Award 2020.
Company Profile
Polar Bear Tech(Xi’an) Co.,Ltd. founded from the Institute for Interdisciplinary Information Sciences of Tsinghua University, incubated by Xi‘an Institute for Interdisciplinary Information Core Technology, registered and established on July 9, 2021 and officially settled in the Software New Town in November 2021. Kaisheng Ma, an Assistant Professor of the Institute for Interdisciplinary Information Sciences of Tsinghua University, served as the Chief Scientist.
This company is committed to reducing the design period and NRE cost of large-scale and high-performance chips through Chiplet technology, and quickly realizing the iterative upgrading and function addition of products, and aims to provide customers with low-cost and flexible solutions from algorithms to server clusters.
Company website: https://www.bjxxtech.net/
Market Research
16:40 – 17:00
Memory and Processors for Chiplet Designs
The rise of generative AI applications and high-performance computing (HPC) in data centers has boosted demand for high-speed memory and computing devices with low-latency interfaces. In this context, heterogeneous integration and chiplet architectures enabled by advanced packaging approaches (e.g., hybrid bonding) are being regarded as the most promising solutions to address the memory-bandwidth bottleneck and increase the performance of computing systems via a tight integration of logic and memory functions.
This talk will provide an overview on the interplay between memory and processors in terms of technology and markets trends, describing the main solutions, the challenges, and the opportunities ahead for semiconductor players.
Simone Bertolazzi, PhD.
Principal Technology & Market Analyst
Yole Intelligence
Simone Bertolazzi, PhD, is a Principal Technology & Market Analyst at Yole Intelligence (part of Yole Group), working with the Semiconductor, Memory, and Computing division. He is a member of Yole’s Memory team and contributes daily to the analysis of memory markets and technologies, their related materials, and fabrication processes. Simone obtained a PhD in Physics in 2015 from École Polytechnique Fédérale de Lausanne (Switzerland), where he developed flash memory cells based on heterostructures of 2D materials and high-κ dielectrics. Simone also earned a double M. A. Sc. degree from Polytechnique de Montréal (Canada) and Politecnico di Milano (Italy), graduating cum laude.
Company Profile
Yole Group is an international company recognized for its expertise in the analysis of markets, technological developments, and supply chains, as well as the strategy of key players in the semiconductor, photonics, and electronics sectors.
With Yole Intelligence, Yole SystemPlus and Piséo, the group publishes market, technology, performance, reverse engineering and costing analyses and provides consulting services in strategic marketing and technology analysis. The Yole Group Finance division also offers due diligence assistance and supports companies with mergers and acquisitions.
Yole Group benefits from an international sales network. The company now employs more than 180+ people.
More information on www.yolegroup.com.
17:05 – 17:10
Closing Remarks
17:15 – 18:25
Networking Reception
18:30 – 20:30
Gala Dinner and Appreciation Award Ceremony
End of content
End of content